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 
Abstract²A novel hybrid, modular, multilevel converter is 
presented that utilizes a combination of half-bridge and novel 
three-level cells where the three-level cells utilize a clamp circuit 
which, under dc side faults, is capable of blocking fault current 
thereby avoiding overcurrents in the freewheel diodes. This dc 
fault blocking capability is demonstrated through simulation and 
is shown to be as good as the modular multilevel converter which 
utilizes full-bridge cells but with the added benefits of: lower 
conduction losses; fewer diode and semiconductor switching 
devices, and; fewer shoot-through modes. The semiconductor 
count and conduction loss of the proposed converter are reduced 
to around 66.5% and 72% of that of modular multilevel converter 
based on the full-bridge cells respectively, yielding lower 
semiconductor cost and improved efficiency. Dc fault ride-
through operation is realized without exposing the 
semiconductors to significant fault currents and overvoltages due 
to the full dc fault blocking capability of the converter.  
 
Index Terms--dc fault blocking, high-voltage dc (HVDC) 
transmission system, hybrid multilevel converter, modular 
multilevel converter (MMC), three-level cell, voltage source 
converter (VSC). 
I.  INTRODUCTION 
ecently, high-voltage dc (HVDC) transmission systems 
based on modular multilevel converters (MMCs) have 
developed rapidly due to their significant advantages in 
comparison with conventional high-voltage ac (HVAC), line 
commutated converter HVDC (LCC-HVDC) and two-level 
voltage source converter (VSC) HVDC systems. However, the 
vulnerability of half-bridge (HB) cell based MMC (HB-MMC) 
to dc faults is a major issue that constrains its application in 
HVDC systems. In the event of a dc short circuit, high ac 
currents flow through the freewheeling diodes from the ac grid 
to the dc side [1, 2]. Fig. 1 demonstrates that the fault currents 
reach around 8.5 times rated current due to the low impedance 
of the short circuit and this may cause serious damage to the 
converters and associated semiconductors. 
Traditionally, ac or dc circuit breakers are required to 
disconnect the HB-MMC from the ac grid or dc fault point [3].  
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Fig. 1.  Three-phase currents of HB-MMC when the pole-to-pole dc fault 
occurs at 0.14s, all normalized to 2kA. Model based on parameters shown in 
Table III. 
 
However the response of conventional mechanical circuit 
breakers is too slow and the semiconductors still endure high 
current stress during the response time. Presented in [4-7], 
bypass elements, typically thyristors, are used to protect the 
anti-parallel diodes of the HB cells. However, the ac circuit 
breaker and bypass element have to be rated at the full 
prospective short circuit current. The solid-state dc circuit 
breaker can achieve fast interruption time but at high capital 
cost and significant on-state operational losses due to the 
semiconductors in the main current path [8]. Hybrid dc circuit 
breakers have been proposed where a mechanical path serves 
as main conduction path with minimal losses during normal 
operation, and a parallel connected solid-state breaker is used 
for dc fault isolation [9-11]. However, it has relatively large 
footprint and its capital cost is still high [11].  
Besides the above dc fault isolation approaches, different 
topologies based on the conventional MMC are addressed in 
[4, 12]. Another alternative replaces the HB cells with the full-
bridge (FB) cells, thus the capacitors can be inserted into the 
circuit in either polarity. This feature allows the FB based 
MMC (FB-MMC) to block dc faults and offers greater 
controllability [12]. However, this approach requires twice the 
number of semiconductors in the conduction path, thus higher 
semiconductor power losses than the equivalent HB 
arrangement is expected.  
Based on active controlled power electronic components, 
the dc transformer is presented in [4] and [13]. It is mainly 
used to connect dc links with different voltage levels. However, 
an additional benefit of the use of the dc transformer is the 
isolation of dc faults. By blocking the active switches of the dc 
transformer, the dc fault can be isolated rapidly, thus the 
remaining healthy parts of the dc grid can still function after 
the fault. But the above functionalities are achieved at the 
expense of much higher capital cost and power losses, and a 
larger footprint compared to the FB-MMC suggested in [12]. 
Recently, the Hybrid Converter concept has been proposed 
which combines different topologies in order to optimize 
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converter performances. Based on current source converters 
and FB-MMCs, the alternate-arm multilevel converter is 
presented in [14-17]. This topology can block dc faults with 
reduced semiconductor losses compared to the FB-MMC; 
however, the director switches, composed of series connected 
IGBTs, are still required. Furthermore, its ac voltage flexibility 
is limited and large dc filters are required to eliminate the 
predominant 6th harmonic in the dc current [17-19]. 
References [2, 20-22] present the hybrid multilevel converter 
which uses the two-level converter in series with cascaded FB 
cells. It can block dc faults but the dc capacitors are still 
needed to maintain the dc link voltage stable and the active 
switches of the two-level VSC still suffer high voltage stresses.  
References [23, 24] propose the clamp double (CD) sub-
module, shown in Fig. 2 (a), to reduce the losses and block the 
dc fault. By using the clamp circuit, the number of devices in 
the conduction path is reduced to 3/4 of that for FB-MMC, 
while it can block an ac fault by connecting the two capacitors 
in series. However, for the dc fault, the two capacitors are 
connected in parallel, hence the CD cell only utilizes half of 
the possible cell capacitor voltages to block dc faults. In 
addition, during the initial stages of the fault immediately after 
switches have been disabled, the fault current will only flow 
through the cell capacitor with lowest voltage until it is 
charged to the same voltage as the other capacitor. As a result 
the fault current is not shared between the two parallel circuits. 
The cross connected (CC) cells presented in [25, 26] can 
generate -2Vc to block the dc fault. However, the two clamp 
switches must tolerate twice the capacitor voltage hence the 
series connection of two switches is required typically and 
both dynamic and static voltage balancing techniques are 
necessary. Additionally, to reduce the cell capacitance in 
normal operation or operate the converter continuously under 
dc fault conditions, the CC cells are required to generate 
negative voltages (-Vc and -2Vc). Thus, the clamp switches 
must operate in a switching mode to change the polarity of the 
output voltage, resulting in higher switching losses compared 
to the FB cell.  
The mixed cell presented in [26, 27] connects a HB cell 
with a FB cell in series to obtain the dc fault blocking 
capability and reduce the losses, Fig. 2 (b). It can generate a 
negative voltage (-Vc), which allows the converter to block the 
dc fault and offers greater controllability than the HB cell. 
Besides, its losses are expected to be the same as the CD cell. 
However, it uses one more IGBT and one less diode compared 
with the CD cell, thus its device cost is higher. Additionally, it 
can only provide -Vc to block the dc fault, which is the same 
with the CD cell. In [28], an improved configuration which 
removes the IGBT S6 in Fig. 2 (b) was proposed. Such 
configuration uses one less diode compared to the CD cell but 
retains dc fault blocking capability. In [29], a mixed HB and 
FB configuration was proposed with the ratio between FB and 
HB cells per arm being higher than one, yielding a slightly 
lower efficiency though it can transfer more power than the 
conventional MMC by utilizing the negative output voltage 
capability of the FB cells.  
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Fig. 2.  Alternative blocking cell topologies. (a) Clamp double (CD) cell 
topology proposed in [23, 24] showing dc fault current direction and 
generation of only -Vc at its output. (b) Mixed cell topology. 
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Fig. 3.  Three-level (TL) cell with full dc fault blocking capability. (a) 
Topology, where icell denotes the positive direction reference of cell current. (b) 
DC fault conduction path with all switches off to generate -2Vc blocking 
voltage, where ifault denotes the fault current direction.  
 
TABLE I 
Switching Table for the Three-level Cell. 
S1 S2 S3 S4 S5 S6 vcell 
0 1 1 0 1 1 0 
1 0 1 0 1 1 Vc 
0 1 0 1 1 1 Vc 
1 0 0 1 1 1 2Vc 
0 0 0 0 0 0 -2Vc (for dc fault blocking) 
 
In order to overcome the above problems, the three-level 
(TL) cell based hybrid MMC (TL-HMMC) is proposed and its 
operation including dc fault blocking capability is researched. 
The proposed TL cell is introduced in Section II along with the 
converter topology, operating principle and capacitance 
requirement. In Section III, the switching model of the TL-
HMMC is presented and the control strategy is introduced and 
discussed. The dc fault blocking capability of the TL-HMMC 
is assessed in Section IV, considering a two-terminal HVDC 
link. Section V concludes the paper. 
II.  THREE-LEVEL CELL BASED HYBRID MMC 
A.  Three-level Cell with Full DC Fault Blocking Capability 
To achieve the full dc fault blocking capability with 
reduced losses and semiconductor costs, the TL cells with two 
active clamp switches is proposed, Fig. 3 (a). It is effectively 
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two HB cells connected in series by a clamp circuit. Its 
switching states are detailed in Table I. In normal operation, 
the switches S5 and S6 are always on. Thus, the positive current, 
which has the same direction with the reference current icell, 
flows through D5 and D6, while the negative current would 
flow through S5 and S6. The TL cell is equivalent to two series 
connected HB cells and can generate three output levels (0, Vc 
and 2Vc) under normal operation. Note that the voltages of 
diodes D7 and D8 are both clamped at Vc by switches S5 and S6 
respectively in normal operation. 
The TL cell can fully utilize the cell voltage (-2Vc) to 
suppress the fault current and achieve the dc fault blocking 
capability, as shown in Fig. 3 (b). Once a fault is detected, all 
the switches are turned off. Then the dc fault current flows 
through the diodes D3, D8, D7 and D2 and charges the 
capacitors C1 and C2. The capacitors C1 and C2 are effectively 
connected in series presenting the sum of C1 and C2 voltages to 
the fault current path hence the output voltage of the cell is  
-2Vc which acts in opposition to the applied ac line voltages to 
block the dc fault current. This differs from the parallel 
capacitors in the dc fault path for the clamp double cell shown 
in Fig. 2, which only generates -Vc during dc faults. As a result 
fewer HB sub-modules have to be replaced by TL cells to 
block the dc fault in the hybrid MMC, as detailed in Section II 
B. This yields lower losses and semiconductor cost. From the 
above operating principle, it can be seen all the devices of the 
TL cell endure the same voltage stress (cell capacitor voltage 
Vc) during both normal and fault conditions, which 
standardizes the choice of power devices in both HB and TL 
cells [23, 24]. Also, the semiconductors of the clamp circuit do 
not need to operate in the switching mode, thus diodes D7 and 
D8 do not require fast recovery characteristics and the system 
loss can be reduced by choosing clamp switching devices with 
low conduction losses. 
In the FB-MMC, each pair of switches contributes a shoot-
through mode where switches in the same leg could be 
switched on simultaneously by, for example, EMI noise, 
causing fault currents. By using the clamp circuit with two 
switches shown in Fig. 3, fewer shoot-through modes exist 
whilst still ensuring dc blocking capability yielding potentially 
higher reliability. Also note that, besides offering full dc fault 
blocking capability, the proposed TL cells can still isolate ac 
faults in the same way as HB cells. 
Besides connecting two HB cells, the proposed clamp 
circuit can connect other cells which do not have the dc fault 
blocking capability, such as the neutral point clamped (NPC) 
and flying capacitor (FC) based cells, Fig. 4. These alternative 
configurations can generate five voltage levels (0, Vc, 2Vc, 3Vc 
and 4Vc) and only one quarter of the alternative cell modules 
are required in the stack compared with the conventional HB 
and FB cell system. Thus, the two alternative topologies 
significantly reduce the complexity of the control in terms of 
the number of cells and associated signals, which is often 
associated with improved reliability of the converter system 
[30], particularly, if the cell modulation can be made semi-
autonomous. 
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Fig. 4  Other possible cell topologies using the proposed clamp circuit. (a) 
Five-level cell composed of two FCs/NPCs connected by the presented 
clamp circuit. (b) Details of FC structure. (c) Details of NPC structure. 
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Fig. 5.  Three-level cell based hybrid MMC (TL-HMMC) with dc fault 
blocking and minimized losses. 
 
However, compared with the proposed TL cell, the device 
voltage stresses of the clamp circuit in Fig. 4 (a) are doubled 
and series connected semiconductors would be necessary. The 
same problem applies to the capacitor C1 for the FC structure 
in Fig. 4 (b). Although all the devices of the NPC structure in 
Fig. 4 (c) have the same voltage rating, two more diodes D5 
and D6 are required, resulting in higher capital cost. Hence, 
they are not preferable in the practical application, compared 
with the proposed TL cells. 
B.  Three-level Cell Based Hybrid MMC 
Fig. 5 shows a generic version of the proposed TL-HMMC. 
Each arm is a combination of novel TL cells and conventional 
HB cells. All the devices of the TL-HMMC can be arranged to 
endure the same voltage stresses Vc=Vdc/(2g+h) =Vdc/N, where 
Vdc is the dc link voltage, h and g are the HB and TL cell 
numbers per arm respectively, and; N is the equivalent cell 
number per arm where N=2g+h. The on-state loss can be 
minimized by arranging suitable ratio between the TL cell 
number g and HB cell number h, while still providing adequate 
reverse voltage to block the dc fault current. The process of 
choosing g and h is detailed as follows.  
Once the dc fault is detected, typically within a few tens of 
microseconds, all the switches of TL-HMMC are turned off 
and the fault current flows through the anti-parallel diodes of 
HB cells. As a result the HB cells on the arms of the TL-
HMMC do not contribute any voltage to block the dc fault 
current forced by the ac line voltages. However, the dc fault  
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TABLE II 
Comparison between MMC and Hybrid MMC Topologies Demonstrating Advantages of the TL-HMMC. 
ITEM (per phase) HB- MMC 
FB- 
MMC 
CD- 
MMC 
CC- 
MMC 
TL- 
MMC 
FB- 
HMMC 
CD- 
HMMC 
CC- 
HMMC 
TL- 
HMMC 
IGBTs 4N 8N 5N 8N 6N 5.76N 4.88N 5.76N 4.88N 
Diodes 4N 8N 7N 8N 8N 5.76N 6.64N 5.76N 5.76N 
Semiconductors 8N 16N 12N 16N 14N 11.52N 11.52N 11.52N 10.64N 
Semiconductors in current path  2N 4N 3N 4N 4N 2.88N 2.88N 2.88N 2.88N 
Series connection of switches No No No Required No No No Required No 
Number of shoot-through modes 2N 4N 2N 4N 2N 2.88N 2N 2.88N 2N 
 
currents can be blocked by the voltage impressed by the series-
connected capacitors of the TL cells which are inserted into 
the fault current path from the ac side to the dc side. 
The impressed voltage blocking the dc fault is the sum of 
the upper arm TL voltages on one phase and lower arm TL 
voltages on another phase. If this impressed voltage is higher 
than peak line voltage, the uncontrolled fault current from the 
ac side will be suppressed and the fault current blocked. If all 
the HB and TL cells are to have the same voltage stress, the 
following equation is derived: 
 
34 4 .
2
dc
c dc
VgV g V
N
 t  (1) 
The TL cell number per arm required to block the dc fault can 
then be determined: 
 0.22 .g Nt  (2) 
Based on the conventional HB-MMC, the proposed 
converter replaces fewer than half of HB cells (2×0.22=0.44) 
with TL cells hence a hybrid converter comprising of TL 
 
and HB cells. This distribution of TL and HB cells reduces the 
number of power devices in the conduction path and improves 
the efficiency; meanwhile the dc fault can still be blocked. The 
cell structure in Fig. 2 does not guarantee this condition and is 
a major motivation for adopting the structure in Fig. 3. 
The number of TL cells of the TL-HMMC is set at 0.22N 
and compared with other topologies, Table II. The dc fault 
blocking capability of the proposed solution is achieved with a 
penalty of only 44% increase in conduction losses compared to 
the conventional HB-MMC. It can also be seen that the 
number of semiconductors (IGBTs and diodes) required for 
the TL-HMMC is only around 66.5% (10.64N/16N) of that for 
FB-MMC, yielding lower power device capital cost. 
Additionally, the conduction loss of the TL-HMMC is reduced 
to around 72% (2.88N/4N) of that of the FB-MMC with the 
same power rating, due to fewer power devices in the 
conduction path. In normal operation, the clamp switching 
devices, S5 and S6, are always on and the switching loss is zero, 
thus the system loss can be reduced further by choosing clamp 
switching devices with low conduction losses. As a result the 
TL-HMMC is expected to be more efficient than predicted by 
this simple treatment. Table II also compares the TL-HMMC 
topology with the conventional HB-MMC and demonstrates 
that the TL-HMMC provides dc fault blocking capability with 
only a modest increase in semiconductors.  
The attributes of the TL-MMC, which is composed of only 
TL cells per arm, are better than that of FB-MMC and CC-
MMC, such as reduced semiconductors in the current path, 
lower power device capital cost and reduced shoot through 
modes, but not as good as that of CD-MMC, Table II. 
However, the CD-MMC only utilizes half of the possible cell 
capacitor voltages to block dc faults hence the minimum 
number of CD cells is twice the number of TL, CC and FB 
cells in the other hybrid MMCs. The TL-HMMC requires the 
lowest number of semiconductors among all the MMCs and 
hybrid MMCs with dc fault blocking capabilities, yielding the 
lowest capital cost and its reliability is potentially improved, as 
its shoot-through modes are lower and the director switches 
composed of series connected IGBTs are not required. The 
TL-HMMC promises the best performance compared with 
other MMCs and hybrid MMCs. 
Notice that a higher voltage rating switch could, if available 
with suitable ratings, be used as the clamping circuit, but 
typically the CC cell would need to use series-connected 
devices to guarantee suitably-rated reverse blocking voltage 
and current capability. Also, to simplify the comparison, the 
two clamp switches of the CC cell are both composed of two 
switches connected in series to block twice the capacitor 
voltage and the voltage sharing problem is neglected.  
C.  Capacitance Requirements 
The specified maximum capacitor voltage ripple generally 
determines the capacitance requirement. The following section 
details the process of choosing the capacitances of the TL and 
HB cells.  
Assuming the converter lossless, the dc side power is equal 
to the ac power during steady-state operation. Thus, the upper 
arm power Pu and its average value uP  can be obtained: 
 
2sin( )( ) 1 sin( ) 1
6 cos
dc dc
u
V I tP t m t
m
Z MZ Z M
ª º  ª º« »¬ ¼¬ ¼
 (3) 
 
2
0
1 ( ) 0
2u u
P P d t
S ZS  ³  (4) 
where m is the modulation index; ĳ is the phase angle between 
the phase voltage and current; Idc is the dc current; Ȧ is the 
angular frequency; u refers to upper arms. Similarly, the 
average power of lower arm equals zero: 
 0.lP   (5) 
This ensures that the capacitor voltages of HB and TL cells are 
theoretically unchanged at the beginning and at the end of one 
fundamental period. Thus the capacitor voltage balancing can 
be achieved by rotating the HB and TL cell capacitors when 
synthesizing different voltage levels, taking into account arm 
current polarities, and voltage magnitudes of the cell 
capacitors, as is conventionally performed in MMCs. 
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Fig. 6.  Upper arm power and energy variation of TL-HMMC, where m=0.8, 
Vdc=1200kV, Idc=1.25kA and ĳ=0. 
 
According to the upper arm power, (3), the upper arm 
energy variation is 
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Shown in Fig. 6, the angle șmaxk and șmink, where the upper 
arm power is zero, are expressed as 
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It can be seen from (7) that the șmaxk and șmink are determined 
by the modulation index and the phase angle and are 
independent of the power rating of HVDC system. Then, the 
maximum energy variation for the upper arm is 
 
   
   
max max1 min1
2 2
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E E E
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where VHmin, VHmax, VTmin and VTmax are the minimum and 
maximum capacitor voltages for HB and TL cells respectively; 
ǻDH and ǻDT is the maximum ripple ratios of HB and TL 
capacitor voltages: 
 
max min max min
max min max min
2( ) 2( )
, .
H H T T
H T
H H T T
V V V VD D
V V V V
 '  '     (9) 
Equations (8) and (9) are used to determine the 
capacitances for the HB and TL cells in Section IV, according 
to the voltage ripple requirements. Note that the proposed TL 
cells can operate in a different mode to the HB cells. Thus 
their capacitance requirements are different but are still 
dominated by (8) and (9). Also, in the FC based cell shown in 
Fig. 4, the voltage across C1 is twice of that of C2. Hence its 
capacitance requirement is different to that of the HB cell in 
the conventional MMC and can be derived with a similar 
approach to that presented in this section. 
III.  CONTROL STRATEGY OF TL-HMMC 
This section uses the switching function based model to 
design the control strategy of the proposed TL-HMMC. Shown 
in Fig. 7, each arm is represented by controlled voltage sources 
(vHuk and vTuk or vHlk and vTlk) in series with inductance and 
resistance of the arm reactor [31]. 
The controlled voltage sources can be described in the abc 
reference frame by: 
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Fig. 7.  Equivalent circuit using controlled voltage sources in abc reference 
frame. 
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where k stands for the converter phases (k=a, b, c); VHuki, VHlki, 
VTuki, and VTlki are the voltages across ith HB and TL cell 
capacitors in the upper and lower arms respectively; sHuki, sHlki, 
sTuki and sTlki are the switching functions of ith HB and TL cells 
in the upper and lower arms respectively. The above switching 
functions are defined as 
 
0 0
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, , 1 , 1 .
1 1
2 2
Huki Hlki Tuki Tlkis s s s
­ ­­ ­ ° °    ® ® ® ®¯ ¯ ° °¯ ¯
 (12) 
According to equivalent circuit in Fig. 7, the differential 
equations that describe upper arm, lower arm and ac current 
dynamics of the proposed TL-HMMC are: 
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The dynamics of the common mode components of arm 
currents ick are obtained from (13) and (14), and are described 
by the following first-order differential equation: 
 
2
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arm arm ck
di V vL R i
dt
   (15) 
 
2 3
uk lk dc
ck zk
i i Ii i    (16) 
where izk are the circulating currents among the three-phase 
legs; vck are the common mode components of arm voltages, 
defined as 
    
1 1
.
gh
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i i
v s V s V s V s V
  
   ¦ ¦  (17) 
Equations (15-17) indicate that the circulating current izk 
can be regulated by controlling the common mode component 
of arm voltages. In the normal operation, the capacitor 
voltages of HB and TL cells are all balanced and fluctuate 
around VH and VT respectively, thus the following equations 
are obtained: 
 
, 1, 2,
.
, 1, 2,
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Fig. 8.  Control strategy for TL-HMMC detailing inner, intermediate and outer control loops. 
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Fig. 9.  Point-to-point HVDC link with three-level cell based hybrid MMCs (TL-HMMC1 and TL-HMMC2) where g=6 and h=12. 
 
TABLE III 
Nominal Parameters of Modeled Test System. 
PARAMETER Nominal value 
dc link voltage ±600kV 
capacitor voltage of HB cell 50kV 
capacitor voltage of TL cell 50kV 
HB cell number per arm 12 
TL cell number per arm 6 
capacitance of HB cell 595µF 
capacitance of TL cell 595µF 
arm inductance 76mH 
line voltage RMS 600kV 
carrier frequency 1350Hz 
dc cable length 75km 
pi section number of dc cable 10 
dc cable resistance 9.5PNP 
dc cable inductance 1.43mH/km 
dc cable capacitance 0.25µF/km 
 
When (14) is subtracted from (13), the differential 
equations describing ac current dynamics of the proposed TL-
HMMC can be derived: 
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 
¦
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 (19) 
Thus, according to the coordinate transformation [32], the 
following equation is derived: 
 
0  
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 (20) 
where vcd and vcq are the controlled voltages for d and q axes 
respectively and can be expressed as: 
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 (21) 
Therefore, by regulating the voltages developed across HB and 
TL cells, the ac currents of the proposed TL-HMMC can be 
controlled in a similar manner to that of the conventional 
MMC. Equations (19)-(21) are required to show the impact of 
having TL cells on the voltage outputs. As the TL cell can 
generate three voltage levels, its switching function is different 
to that of HB cell, depicted by (12). According to (12) in 
addition with (21), the gating signals for HB and TL cells can 
be obtained by the inner control loop in Fig. 8. Note that the 
inner loop includes the circulating current controller and 
utilizes the phase-disposition (PD) carriers to generate the 
gating signals. 
 
IV.  DC FAULT BLOCKING AND RIDE-THROUGH OPERATION 
The performance of the new hybrid MMC in high-voltage 
applications is assessed using a model of a point-to-point 
HVDC link with TL-HMMCs in the MATLAB/Simulink® 
environment. A reduced numbers of cells is modelled (where 
each cell operates at 50kV) to simplify the complexity of the 
model, Fig. 9. The parameters of the two converters (TL-
HMMC1 and TL-HMMC2) are the same and listed in Table III. 
The equivalent cell number N is set at 24 in the test model. 
Thus, according to (2), the minimum TL cell number g=6, 
while the HB cell number h=12. To simplify the simulation, all 
HB and TL cells operate in the same condition and their  
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                                                            (d) 
Fig. 10.  Three-phase currents and cell voltages of (a) TL-HMMC, and (b) 
CD-HMMC, normalized to 2kA and 50kV respectively. ia, ib, and ic: three-
phase currents; Vu and Vl: upper and lower arm cell voltages; VTu and VTl: TL 
cell voltages in upper and lower arms; VH: HB cell voltages. (c) and (d) are 
the expanded plots of (a) and (b) respectively to detail the current response. 
 
maximum ripple ratios are set at 9%. According to (8), the HB 
and TL cell capacitance can be calculated as 595µF. 
The full dc fault blocking capability is the primary 
advantage of the TL cell compared with the HB and the CD 
counterpart. DC fault blocking capability allows the system to 
ride-through the dc fault. Fig. 10 compares the dc fault 
blocking capability of the TL-HMMC with 6 TL and 12 HB 
cells, Fig. 10 (a) and (c), with the CD counterpart which uses 
the same layout (6 CD and 12 HB cells), Fig. 10 (b) and (d). 
Note that the CD-HMMC is the same as the TL-HMMC other 
than replacing the 6 TL cells with 6 CD cells. After the 
permanent pole-to-pole dc fault occurs at 0.14s, all the 
switches are turned off after 25µs from fault initiation, which 
is a typical time required for the system to sense the fault and 
act [11]. The proposed TL-HMMC suppresses the ac currents 
to zero immediately after the fault, without an increase in cell 
capacitor voltage, by virtue of the full dc fault blocking 
capability that the TL cells furnish the system, Fig. 10 (a) and 
(c). However, the dc fault cannot be fully blocked when the 6 
TL cells are replaced by 6 CD cells in the test HVDC link. As 
shown in Fig. 10 (b) and (d), the fault currents charge the 
capacitors of CD cells in excess of 1.3pu (VTu and VTl) while 
the HB voltages (VH) remain stable. With the voltage increases 
of CD cells, the fault currents eventually reduce to zero but the 
fault current peaks at ~3pu. The large current and voltage 
stresses caused by the dc fault may damage the hybrid MMC 
based on CD cells. 
To test the dc fault ride-through operation, the next 
simulated scenario assumes the system shown in Fig. 9 is 
subjected to a solid pole-to-pole dc short circuit fault at the 
mid-point of the dc cable at t=1.3s, and cleared after 280ms. 
$V SUHYLRXVO\ PHQWLRQHG WKH WZR FRQYHUWHUV¶ VZLWFKHV are 
disabled after 25µs from fault initiation. In the pre-fault 
condition, TL-HMMC1 transfers 1.5GW of active power from 
G2 to G1, while TL-HMMC2 is set to maintain the dc voltage 
constant at 1200kV. During the simulation, both the two 
converters operate with unity power factor and their actions 
after dc fault depend on their pre-fault control modes. In a 
practical implementation, the ac circuit breakers are still 
needed to protect the converters and facilitate normal 
operation, even though the converters can block the dc faults 
by themselves. In this simulation, the ac circuit breakers are 
modelled with delay time of 40ms and the results are shown in 
Fig. 11.  
The dc-link voltage drops to zero when the pole-to-pole dc 
fault occurs at t=1.3s, Fig. 11 (a). Following the fault, the 
gating signals of the two converters are inhibited, which 
activates their inherent dc fault blocking capabilities due to the 
TL cells in each arm. Thus, the three-phase ac currents are 
regulated to zero, resulting in zero power exchange between 
the converters and their corresponding ac grids, Fig. 11 (c-f).  
At t=1.58s, the dc fault is cleared and the gating signals of TL-
HMMC2 will be restored to charge the dc cable and build up 
the dc voltage. As the two converters are disconnected from 
the grids by ac circuit breakers, the TL cell capacitors of TL-
HMMC2 can be connected to the dc cables of the positive and 
negative poles successively at predefined intervals. Thus, the 
dc link voltage is increased in the step of TL cell capacitor 
voltage to avoid significant inrush currents and dc voltage 
oscillation as the dc cable capacitance recharges. Once the dc-
link voltage has recovered to around rated value, the ac circuit 
breakers are closed and then TL-HMMC2 is activated to 
maintain the dc voltage at the rated value. Subsequently, the 
gating signals of TL-HMMC1 can be restored, thus allowing its 
active power to be ramped gradually from zero to -1.5GW, 
over 100ms, thereby avoiding transient oscillations. 
Fig. 11 (g) to (j) present upper and lower arm currents of 
TL-HMMC1 and TL-HMMC2. These arm currents are 
suppressed to zero after the fault due to the dc fault blocking 
capability and the power switches do not suffer any 
overcurrents. When TL-HMMC2 is reactivated at t=1.7s, its 
arm currents are very small due to no power transfer between 
ac and dc sides, see Fig. 11 (i) and (j), while the arm currents 
of TL-HMMC1 are still zero, see Fig. 11 (g) and (h).  
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Fig. 11.  DC fault ride-through waveforms. (a) DC voltage. (b) DC current. (c) Three-phase currents of TL-HMMC1. (d) Three-phase currents of TL-HMMC2. 
(e) Active and reactive powers of TL-HMMC1. (f) Active and reactive powers of TL-HMMC2. (g) Upper arm currents of TL-HMMC1. (h) Lower arm currents 
of TL-HMMC1. (i) Upper arm currents of TL-HMMC2. (j) Lower arm currents of TL-HMMC2. (k) Capacitor voltages of HB and TL cells for TL-HMMC1. (l) 
Capacitor voltages of HB and TL cells for TL-HMMC2. 
 
Shown in Fig. 11 (k) and (l), all the capacitors of HB and 
TL cells remain balanced fluctuating around 50kV and the 
ripple ratios are around 8.92%, which is in agreement with the 
preset value.  
Although the test system is subjected to the most severe 
type of dc fault (pole-to-pole dc fault), it does not suffer over-
currents or over-voltages and can be restored to pre-fault 
operation conditions, benefitting from the full dc fault 
blocking capability of TL cells in the proposed TL-HMMC. 
V.  CONCLUSION 
The novel TL-HMMC achieves the full dc fault blocking 
capability by using TL cells that utilize a clamp circuit to 
series-connect capacitors and insert them in the fault current 
path thereby reducing the fault current from the ac side to the 
dc side to zero. Compared to the FB counterpart, the TL cell 
reliability is likely to improve due to fewer shoot-through 
modes. The TL-HMMC uses the TL cells in combination with 
HB cells in each arm. Based on the conventional HB-MMC, 
the TL-HMMC replaces less than half of HB cells with the TL 
cells. The number of semiconductors and conduction losses 
are reduced to 66.5% and 72% of that for FB-MMC 
respectively, yielding lower semiconductor costs and higher 
efficiency. Meanwhile, the proposed topology can still ride-
through the dc fault due to the full dc fault blocking capability 
of TL cells, which is achieved with a penalty of only 44% 
increase in conduction losses compared to the conventional 
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HB-MMC. Simulation results demonstrate the dc fault 
blocking capability and the improvements compared to the 
HB-MMC and the CD counterpart. A switching model is 
developed to control the proposed TL-HMMC by regulating 
the voltage developed across the HB and TL cells in each arm. 
The capacitance requirement is derived and the simulation 
results show that capacitor voltages of the HB and TL cells are 
all well balanced and within specified voltage ripple. The dc 
fault ride-through capability, high efficiency, robustness and 
low capital cost of the proposed TL-HMMC makes it 
attractive for application in HVDC systems.  
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